<span id="page-0-0"></span>

#### **FEATURES**

**Broadband radio frequency (RF), intermediate frequency (IF), and local oscillator (LO) ports Conversion loss: 6.8 dB Noise figure: 6.5 dB High input IP3: 25 dBm High input P1dB: 19 dBm Low LO drive level Single-ended design: no need for baluns Single-supply operation: 3 V @ 19 mA Miniature 8-lead 3 mm x 2 mm LFCSP RoHS compliant** 

#### **APPLICATIONS**

**Cellular base station Point-to-point radio links RF instrumentation** 

#### **GENERAL DESCRIPTION**

The ADL5350 is a high linearity, up-and-down converting mixer capable of operating over a broad input frequency range. It is well suited for demanding cellular base-station mixer designs that require high sensitivity and effective blocker immunity. Based on a GaAs pHEMT, single-ended mixer architecture, the ADL5350 provides excellent input linearity and low noise figure without the need for a high power level local oscillator (LO) drive.

In 850 MHz/900 MHz receive applications, the ADL5350 provides a typical conversion loss of only 6.8 dB. The integrated LO amplifier allows a low LO drive level, typically only 4 dBm for most applications. The input IP3 is typically greater than 25 dBm, with an input compression point of 19 dBm. The high input linearity of the ADL5350 makes the device an excellent

# LF to 4 GHz High Linearity Y-Mixer Preliminary Technical Data **ADL5350**

#### **FUNCTIONAL BLOCK DIAGRAM**



mixer for communications systems that require high blocker immunity, such as GSM 850/900 and 800 MHz CDMA2000. At 2 GHz, a slightly greater supply current is required to obtain similar performance.

The single-ended broadband RF/IF port allows the device to be customized for a desired band of operation using simple external filter networks. The LO to RF isolation is based on the LO rejection of the RF port filter network. Greater isolation may be achieved by using higher order filter networks, as described in the [Applications Information](#page-18-0) section of this data sheet.

The ADL5350 is fabricated on a GaAs pHEMT, high performance IC process. The ADL5350 is available in a 3 mm x 2 mm 8-lead LFCSP. It operates over a −40°C to +85°C temperature range. An evaluation board is also available.

#### **Rev. PrE**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

## **Preliminary Technical Data**

## **TABLE OF CONTENTS**





## <span id="page-2-0"></span>**SPECIFICATIONS**

### **850 MHz RECEIVE PERFORMANCE**

V<sub>S</sub> = 3 V, T<sub>A</sub> = 25°C, LO power = 4 dBm, re: 50 Ω, unless otherwise noted.



### **1950 MHz RECEIVE PERFORMANCE**

V<sub>S</sub> = 3 V, T<sub>A</sub> = 25°C, LO power = 6 dBm, re: 50  $\Omega$ , unless otherwise noted.



### <span id="page-3-0"></span>SPUR TABLES

All spur tables are *N* × *f<sub>RF</sub>* − M × *f<sub>LO</sub>*-mixer spurious products for 0 dBm input power, unless otherwise noted. N.M. indicates that a frequency was not measured. N.M. spurs are either less than −100 dBm or correspond to a frequency greater than 5995 MHz.

### **850 MHz SPUR TABLE**

**Table 3.** 



### **1950 MHz SPUR TABLE**

**Table 4.** 



## <span id="page-4-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 5.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-5-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



#### **Table 6. Pin Function Descriptions**



## <span id="page-6-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

### **850 MHz CHARACTERISTICS**

Supply voltage = 3 V, RF frequency = 850 MHz, IF frequency = 70 MHz, RF level = 0 dBm, LO level = 4 dBm, T<sub>A</sub>= 25°C, unless otherwise noted.





## ADL5350 **ADL5350** Preliminary Technical Data

05615-012

05615-012

05615-013

05615-013

05615-014

05615-014

**+25°C**

## Preliminary Technical Data ADL5350





## ADL5350 **ADL5350** Preliminary Technical Data

## Preliminary Technical Data **ADL5350**







<span id="page-11-0"></span>

### **1950 MHz CHARACTERISTICS**

Supply voltage = 3 V, RF frequency = 1950 MHz, IF frequency = 190 MHz, RF level = −10 dBm, LO level = 6 dBm, TA = 25°C, unless otherwise noted.



## Preliminary Technical Data **ADL5350**



Figure 41. IIP3 vs. RF Frequency



## ADL5350 **ADL5350** Preliminary Technical Data



**IF FREQUENCY (MHz)** Figure 47. Input Compression vs. IF Frequency

## Preliminary Technical Data ADL5350







## ADL5350 Preliminary Technical Data



## <span id="page-16-0"></span>FUNCTIONAL DESCRIPTION

### **CIRCUIT DESCRIPTION**

The ADL5350 is a GaAs pHEMT, single-ended, passive mixer with an integrated LO buffer amplifier. The device relies on the varying drain to source channel conductance of a FET junction to modulate an RF signal. A simplified schematic is shown in [Figure 57](#page-16-1).



<span id="page-16-2"></span><span id="page-16-1"></span>The LO signal is applied to the gate contact of a FET-based buffer amplifier. The buffer amplifier provides sufficient gain of the LO signal to drive the resistive switch. Additionally, feedback circuitry provides the necessary bias to the FET buffer amplifier and RF/IF ports to achieve optimum modulation efficiency for common cellular frequencies.

<span id="page-16-3"></span>The mixing of RF and LO signals is achieved by switching the channel conductance from the RF/IF port to ground at the rate of the LO. The RF signal is passed through an external bandpass network to help reject image bands and reduce the broadband noise presented to the mixer. The band-limited RF signal is presented to the time-varying load of the RF/IF port, which causes the envelope of the RF signal to be amplitude modulated at the rate of the LO. A filter network applied to the IF port is necessary to reject the RF signal and pass the wanted mixing product. In a downconversion application, the IF filter network is designed to pass the difference frequency and present an open circuit to the incident RF frequency. Similarly, for an upconversion application, the filter is designed to pass the sum frequency and reject the incident RF. As a result, the frequency response of the mixer is determined by the response characteristics of the external RF/IF filter networks.

### **IMPLEMENTATION PROCEDURE**

The ADL5350 is a simple single-ended mixer that relies on offchip circuitry to achieve effective RF dynamic performance. The following steps should be followed to achieve optimum performance (see [Figure 58](#page-16-2) for component designations):



Figure 58. Reference Schematic

1. Tune LO buffer supply inductor for lowest supply current.

To start this procedure, it is necessary to provide an initial guess. [Table 7](#page-16-3) can be used as a starting point. It is not necessary to terminate or populate the RF and IF port networks to complete this first step. The RF/IF pins can be left open while tuning the LO buffer networks.

**Table 7. Recommended LO Bias Inductor** 

<b>Desired LO Frequency</b>	Recommended LO Bias Inductor (L4) <sup>1</sup>
380 MH <sub>7</sub>	68 nH
750 MHz	24 nH
1000 MHz	18nH
1750 MH <sub>7</sub>	$3.8$ nH
2000 MHz	$2.1 \text{ nH}$

<sup>1</sup> The bias inductor should have a self-resonant frequency greater than the intended frequency of operation.

To test the supply current consumption, power up the device and apply the desired LO signal. Next, attempt to increase and decrease the LO frequency. If the current consumption increases as the LO frequency decreases, increase the value of L4. If the current consumption decreases as the LO frequency also decreases, decrease the value of L4. After determining the optimum inductor value, the current consumption should be minimized at the desired LO frequency.

2. Tune the LO port input network for optimum return loss.

Typically, a band-pass network is used to pass the LO signal to the LOIN pin. It is recommended to block high frequency harmonics of the LO from the mixer core. LO harmonics cause higher RF frequency images to be downconverted to the desired IF frequency and result in a sensitivity degradation. If the intended LO source has poor harmonic distortion and spectral purity, it may be necessary to employ a higher order band-pass filter network. [Figure 58](#page-16-2) illustrates a simple L-C band-pass filter used to pass the fundamental frequency of the LO source. Capacitor C3 is a simple DC block, while the series-inductor (L3), along with the gate-to-source capacitance of the buffer amplifier, form a low-pass network. The native gate input of the LO buffer (FET) alone presents a rather high input impedance. The gate bias is generated internally using feedback that can result in a positive return loss at the intended LO frequency.

If a better than −10 dB return loss is desired, it may be necessary to add a shunt resistor to ground before the coupling capacitor (C3) to present a lower loading impedance to the LO source.

3. Design the RF and IF filter networks.

[Figure 58](#page-16-2) depicts simple LC tank filter networks for the IF and RF port interfaces. The RF port LC network is designed to pass the RF input signal. The series LC tank has a resonant frequency at  $1/(2\pi\sqrt{LC})$ . At resonance, the series reactances cancel, which presents a series short to the RF signal. A parallel LC tank is used on the IF port to reject the RF and LO signals. At resonance, the parallel LC tank presents an open circuit.

It is necessary to accommodate for the board parasitics, finite Q, and self-resonant frequencies of the LC components when designing the RF, IF, and LO filter networks. [Table 8](#page-17-0) provides suggested values for initial prototyping.



<span id="page-17-0"></span>

1 The inductor should have a self-resonant frequency greater than the intended frequency of operation. L1 should be a high Q inductor for optimum NF performance.

### <span id="page-18-1"></span><span id="page-18-0"></span>APPLICATIONS INFORMATION **LOW FREQUENCY APPLICATIONS**

The ADL5350 can be used in low frequency applications. The circuit in [Figure 59](#page-18-2) is designed for an RF of 136 MHz to 176 MHz and an IF of 45 MHz using a high-side LO. The series and parallel resonant circuits are tuned for 154 MHz, which is the geometric mean of the wanted RF frequencies. The performance of this circuit is depicted in [Figure 60](#page-18-3).



Figure 59. RF of 136 MHz to 176 MHz Downconversion Schematic

<span id="page-18-4"></span><span id="page-18-2"></span>

<span id="page-18-5"></span><span id="page-18-3"></span>Using High-Side LO Injection and 45 MHz IF

### **HIGH FREQUENCY APPLICATIONS**

The ADL5350 can be used at extended frequencies with some careful attention to board and component parasitics. [Figure 61](#page-18-4) is an example of a 2530 MHz to 2630 MHz downconversion using a low-side LO. The performance of this circuit is depicted in [Figure 62](#page-18-5). Note that the inductor and capacitor values are very small, especially for the RF and IF ports. Above 2.5 GHz, it is necessary to consider alternate solutions to avoid unreasonably small inductor and capacitor values.



Figure 61. 2530 MHz to 2630 MHz RF Downconversion Schematic



The typical networks used for cellular applications below 2.6 GHz utilize band-select and band-reject networks on the RF and IF ports. At higher RF frequencies, these networks are not easily realized by using lumped element components (discrete inductors and capacitors). As a result, it is necessary to consider alternate filter network topologies to allow more reasonable values of inductors and capacitors.

[Figure 63](#page-19-0) depicts a crossover filter network approach to provide isolation between the RF and IF ports for a downconverting application. The cross-over network essentially provides a highpass filter to allow the RF signal to pass to the RF/IF node (Pin 1 and Pin 8), while presenting a low-pass filter (which is actually a band-pass filter when considering the DC blocking capacitor, C<sub>AC</sub>). This allows the difference component ( $f_{RF} - f_{LO}$ ) to be passed to the desired IF load.



Figure 63. 3.3 GHz to 3.8 GHz RF Downconversion Schematic

<span id="page-19-1"></span><span id="page-19-0"></span>When designing the RF port and IF port networks, it is important to remember that the networks share a common node (the RF/IF pins). In addition, the opposing network presents some loading impedance to the target network being designed. Classic audio crossover filter design techniques can be applied to help derive component values. However, some caution must be applied when selecting component values. At high RF frequencies, the board parasitics can significantly influence the final optimum inductor and capacitor component selections. Some empirical testing may be necessary to optimize the RF and IF port filter networks. The performance of the circuit depicted in [Figure 63](#page-19-0) is provided in [Figure 64](#page-19-1).



Figure 64. Measured Performance for Circuit in [Figure 63](#page-19-0) Using Low-Side LO Injection and 800 MHz IF

### <span id="page-20-0"></span>EVALUATION BOARD

An evaluation board is available for the ADL5350. The evaluation board has two halves: a low band board designated as Board A, and a high band board designated as Board B. The schematic for the evaluation board is presented in [Figure 65](#page-20-1).



Figure 65. Evaluation Board

#### <span id="page-20-1"></span>**Table 9. Evaluation Board Configuration Options**



## <span id="page-21-0"></span>OUTLINE DIMENSIONS



 2 mm × 3 mm Body, Very Thin, Dual Lead (CP-8-1) Dimensions shown in millimeters

### **ORDERING GUIDE**

<span id="page-21-1"></span>

 $1 Z =$  RoHS Compliant Part.

## **NOTES**

## **NOTES**

**ANALOG<br>DEVICES** Rev. PrE | Page 24 of 24

www.analog.com

<span id="page-23-1"></span><span id="page-23-0"></span>**©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR05615-0-8/07(PrE)**